


Fig. 1






Fig. 2




Fig. 3




Fig. 4A




Fig. 4B




Fig. 5A




Fig. 5B




Fig. 6A Read Bit 2 (low)




Fig. 6B Read Bit 2 (High)




Fig. 6C Read Bit 1 (low)




Fig. 6D Read Bit 1 (high)




Fig. 7




Fig. 8




Fig. 9




Fig. 10






Fig. 11




Fig. 12




Fig. 13

Fig. 14




Fig. 15




Fig. 16




Fig. 17

